High performance BiCMOS circuit technology VLSI gate arrays

J. Gallia, A. Yee, K. Chau, I. Wang, W. Davis, K. Moore, B. Chas, C. Lemonds, R. Eklund, R. Havemann, T. Bonifield, J. Graham, J. Pozadzides, A. Shah
{"title":"High performance BiCMOS circuit technology VLSI gate arrays","authors":"J. Gallia, A. Yee, K. Chau, I. Wang, W. Davis, K. Moore, B. Chas, C. Lemonds, R. Eklund, R. Havemann, T. Bonifield, J. Graham, J. Pozadzides, A. Shah","doi":"10.1109/VLSIC.1989.1037463","DOIUrl":null,"url":null,"abstract":"BiCMOS circuits have been shown to be particularly attractive lor gate array applications because 01 ECL I/O and the high on-chip capacitance drive capabilnies. Full BiCMOS gate arrays have been introduced with densities up to 20k gates11.2.sl. However, due to bipolar size constraints, higher density arrays have been restricted to CMOS wre with BiCMOS used only in the periphery of the wre and lor ECLmL 1/0.[41","PeriodicalId":136228,"journal":{"name":"Symposium 1989 on VLSI Circuits","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1989-05-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Symposium 1989 on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1989.1037463","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

BiCMOS circuits have been shown to be particularly attractive lor gate array applications because 01 ECL I/O and the high on-chip capacitance drive capabilnies. Full BiCMOS gate arrays have been introduced with densities up to 20k gates11.2.sl. However, due to bipolar size constraints, higher density arrays have been restricted to CMOS wre with BiCMOS used only in the periphery of the wre and lor ECLmL 1/0.[41
高性能BiCMOS电路技术VLSI门阵列
BiCMOS电路已被证明是特别有吸引力的门阵列应用,因为01 ECL I/O和高片上电容驱动能力。完整的BiCMOS栅极阵列已经引入,密度高达20k栅极。然而,由于双极尺寸的限制,更高密度的阵列被限制在CMOS器件中,BiCMOS仅在器件的外围和ECLmL /0中使用。[41
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信