Yifei Zheng, Xiangliang Jin, Jianfei Wu, Yang Wang, Ang Zhang, Hongli Zhang
{"title":"Investigation on the Turn-On Time of Rc-Triggered Power Clamps Based on 0.18-μm BCD Process","authors":"Yifei Zheng, Xiangliang Jin, Jianfei Wu, Yang Wang, Ang Zhang, Hongli Zhang","doi":"10.1109/EMCCompo.2019.8919942","DOIUrl":null,"url":null,"abstract":"In electrostatic discharge clamp circuit (Power Clamp), turn-on time has always been a critical parameter. Four types power Clamp devices are compared in this paper. The turn-on time is effectively adjusted by feedback and reset of MOS transistors, which is realized in 0.18-$\\mu $ m BCD Process. The theoretical analysis and transmission line pulse (TLP) testing system are used to predict and characterize the ESD protection devices. Through analysis of HSPICE simulation and measurement results, it can be drawn that when the turn-on time is about 100 ns, the equivalent HBM values of power-rail ESD clamp circuit can achieve the best results (approximately 10 kV).","PeriodicalId":252700,"journal":{"name":"2019 12th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo)","volume":"28 7","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 12th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EMCCompo.2019.8919942","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
In electrostatic discharge clamp circuit (Power Clamp), turn-on time has always been a critical parameter. Four types power Clamp devices are compared in this paper. The turn-on time is effectively adjusted by feedback and reset of MOS transistors, which is realized in 0.18-$\mu $ m BCD Process. The theoretical analysis and transmission line pulse (TLP) testing system are used to predict and characterize the ESD protection devices. Through analysis of HSPICE simulation and measurement results, it can be drawn that when the turn-on time is about 100 ns, the equivalent HBM values of power-rail ESD clamp circuit can achieve the best results (approximately 10 kV).