Yield optimization of analog ICs using 2-step analytic modeling methods

Abstract

We applied two innovative methods for statistical design optimization in the design of a CMOS OP-AMP. The most important feature of these methods is the derivation of an analytic function representing the yield surface in the design parameters space. All the required operations are implemented in an integrated CAD system and fully automatized. The results are compared with measures on several wafer lots.