MOS buried load logic

Abstract

A MOS buried logic technique using buried JFET loads with a gate delay of 0.34ns and a power delay product of 0.17pJ will be reported. Development has been applied to a 4-stage binary counter operating with a maximum toggle of 72.4MHz.