An FPGA-based high-speed emulation system for powerline channels

Abstract

The development and test of powerline communication (PLC) systems require standardized test beds that allow the real-time emulation of channels in the laboratory. Typical powerline channel properties, such as transfer function and the noise scenario must be covered. This paper presents the development of a system to perform these tasks.