Configurable MBIST Processor for Embedded Memories Testing

Andrzej A. Wojciechowski, Krzysztof Marcinek, W. Pleskacz
{"title":"Configurable MBIST Processor for Embedded Memories Testing","authors":"Andrzej A. Wojciechowski, Krzysztof Marcinek, W. Pleskacz","doi":"10.23919/MIXDES.2019.8787161","DOIUrl":null,"url":null,"abstract":"Nowadays, demand for computing power grows faster than ever. This results in more integrated circuits are being dedicated to memories. The efficient testing of such SRAM memories is a difficult task. An integrated Memory Built-In Self-Test (MBIST) module provides an effective testing capability with reasonable area cost. This paper describes the design of a configurable MBIST processor for embedded single-port and dual-port memories testing. Embedded memory fault models were summarized. The developed test environment with memory model and fault injection capability was used to verify the effectiveness of the implemented algorithms.","PeriodicalId":309822,"journal":{"name":"2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\"","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\"","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/MIXDES.2019.8787161","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

Nowadays, demand for computing power grows faster than ever. This results in more integrated circuits are being dedicated to memories. The efficient testing of such SRAM memories is a difficult task. An integrated Memory Built-In Self-Test (MBIST) module provides an effective testing capability with reasonable area cost. This paper describes the design of a configurable MBIST processor for embedded single-port and dual-port memories testing. Embedded memory fault models were summarized. The developed test environment with memory model and fault injection capability was used to verify the effectiveness of the implemented algorithms.
嵌入式存储器测试的可配置MBIST处理器
如今,对计算能力的需求比以往任何时候都增长得更快。这导致更多的集成电路被用于存储。有效地测试这种SRAM存储器是一项艰巨的任务。集成的内存内置自检(MBIST)模块以合理的面积成本提供了有效的测试能力。本文介绍了一种嵌入式单端口和双端口存储器测试的可配置MBIST处理器的设计。总结了嵌入式存储器故障模型。利用开发的具有记忆模型和故障注入能力的测试环境验证了所实现算法的有效性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信