A compact 90° coupler using CMOS-compatible technology

Jie-Ying Zhong, Sen Wang
{"title":"A compact 90° coupler using CMOS-compatible technology","authors":"Jie-Ying Zhong, Sen Wang","doi":"10.1109/CSQRWC.2012.6294978","DOIUrl":null,"url":null,"abstract":"In this paper, the design and implementation of a compact 90° coupler on a glass substrate is presented. The process provides a low-loss substrate to reduce substrate losses, and three thick metal layers to reduce conductor losses. Therefore, peak-Q factors of capacitors and inductors on the substrate can reach 90 and 30 at least, respectively. Benefiting by these superior passive components, the 5.2-GHz coupler demonstrates a compact design with low insertion losses. The insertion losses are less than 0.97 dB, and the phase difference between in-phase/quadrature outputs is 88.2°. Moreover, the return loss and isolation is 20.2 dB and 22.5 dB, respectively. The chip size including all testing pads is 2.26 × 1.4 mm2.","PeriodicalId":250360,"journal":{"name":"CSQRWC 2012","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-07-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"CSQRWC 2012","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSQRWC.2012.6294978","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, the design and implementation of a compact 90° coupler on a glass substrate is presented. The process provides a low-loss substrate to reduce substrate losses, and three thick metal layers to reduce conductor losses. Therefore, peak-Q factors of capacitors and inductors on the substrate can reach 90 and 30 at least, respectively. Benefiting by these superior passive components, the 5.2-GHz coupler demonstrates a compact design with low insertion losses. The insertion losses are less than 0.97 dB, and the phase difference between in-phase/quadrature outputs is 88.2°. Moreover, the return loss and isolation is 20.2 dB and 22.5 dB, respectively. The chip size including all testing pads is 2.26 × 1.4 mm2.
紧凑的90°耦合器采用cmos兼容技术
本文介绍了一种基于玻璃基板的90°耦合器的设计与实现。该工艺提供低损耗衬底以减少衬底损耗,并提供三层厚金属层以减少导体损耗。因此,衬底上电容器和电感的峰值q因子至少可达到90和30。得益于这些卓越的无源元件,5.2 ghz耦合器具有低插入损耗的紧凑设计。插入损耗小于0.97 dB,同相/正交输出相位差为88.2°。回波损耗和隔离度分别为20.2 dB和22.5 dB。包括所有测试垫在内的芯片尺寸为2.26 × 1.4 mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信