{"title":"Modular realization of threshold logic gates for high performance digital signal processing applications","authors":"Y. Leblebici, F. Gurkaynak","doi":"10.1109/ASIC.1998.722997","DOIUrl":null,"url":null,"abstract":"In this paper, a modular realization of capacitive threshold logic (CTL) gates is proposed, offering significant advantages in terms of silicon area and speed in certain applications. The generic CTL circuit architecture is presented, its main building blocks are introduced and the operation of the circuit is discussed. A layout design automation environment is presented for the automatic generation of mask-level layout of CTL gates, using conventional CMOS fabrication technology.","PeriodicalId":104431,"journal":{"name":"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)","volume":"94 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1998.722997","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8
Abstract
In this paper, a modular realization of capacitive threshold logic (CTL) gates is proposed, offering significant advantages in terms of silicon area and speed in certain applications. The generic CTL circuit architecture is presented, its main building blocks are introduced and the operation of the circuit is discussed. A layout design automation environment is presented for the automatic generation of mask-level layout of CTL gates, using conventional CMOS fabrication technology.