A Phase-to-Digital Converter for wide tuning range and PVT tolerant ADPLL operating down to 0.3 V

I. Hayashi, T. Matsubara, Satoshi Kumaki, Abul Hasan Johari, H. Ishikuro, T. Kuroda
{"title":"A Phase-to-Digital Converter for wide tuning range and PVT tolerant ADPLL operating down to 0.3 V","authors":"I. Hayashi, T. Matsubara, Satoshi Kumaki, Abul Hasan Johari, H. Ishikuro, T. Kuroda","doi":"10.1109/ASSCC.2010.5716596","DOIUrl":null,"url":null,"abstract":"A Phase-to-Digital Converter (PDC), — an improved scheme of Time-to-Digital Converter (TDC) —, is presented. The resolution of PDC is completely tracking to generated clock period. This scheme effectively reduces the calibration efforts in conventional TDC. The key technologies are digitally Controlled Coupled Oscillator (DCCO) and body-bias controlled vernier TDC. This PDC should be a key component of wide tuning range and PVT variation tolerant All Digital PLL (ADPLL).","PeriodicalId":437088,"journal":{"name":"2010 IEEE Asian Solid-State Circuits Conference","volume":" 48","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE Asian Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2010.5716596","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

A Phase-to-Digital Converter (PDC), — an improved scheme of Time-to-Digital Converter (TDC) —, is presented. The resolution of PDC is completely tracking to generated clock period. This scheme effectively reduces the calibration efforts in conventional TDC. The key technologies are digitally Controlled Coupled Oscillator (DCCO) and body-bias controlled vernier TDC. This PDC should be a key component of wide tuning range and PVT variation tolerant All Digital PLL (ADPLL).
一种相位-数字转换器,用于宽调谐范围和可容PVT的ADPLL,工作电压低至0.3 V
提出了一种相位-数字转换器(PDC)——一种时间-数字转换器(TDC)的改进方案。PDC的分辨率完全跟踪生成的时钟周期。该方案有效地减少了传统TDC的校准工作量。关键技术是数字控制耦合振荡器(DCCO)和体偏控制游标TDC。该PDC应成为宽调谐范围和耐PVT变化的全数字锁相环(ADPLL)的关键部件。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信