Design and Implement of Median Filter toward Remote Sensing Images Based on FPGA

Yalong Pang, Shuai Jiang, Bowen Cheng, Weiwei Liu, Yuhang Wu
{"title":"Design and Implement of Median Filter toward Remote Sensing Images Based on FPGA","authors":"Yalong Pang, Shuai Jiang, Bowen Cheng, Weiwei Liu, Yuhang Wu","doi":"10.1109/ASICON52560.2021.9620528","DOIUrl":null,"url":null,"abstract":"In this paper, an improved median filtering algorithm for remote sensing images is proposed and implemented on FPGA. According to the characteristics of FPGA parallel processing, the 5x5 double-sorted median filtering algorithm is optimized, and the 3x3 double-sorted median filtering, 5x5 double-sorted median filtering and bit-level median filtering are implemented by pipelining, which improves the frequency and speed. The final simulation results show that the maximum clock frequency of this design on XC7K325T can reach 419MHz. For remote sensing images of 4096x4096 size, the processing of a single image can spend 40ms, and the throughput rate is 25 images/second, which can meet the requirements of on-orbit real-time processing and can be applied in practice.","PeriodicalId":233584,"journal":{"name":"2021 IEEE 14th International Conference on ASIC (ASICON)","volume":"73 3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 14th International Conference on ASIC (ASICON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASICON52560.2021.9620528","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

In this paper, an improved median filtering algorithm for remote sensing images is proposed and implemented on FPGA. According to the characteristics of FPGA parallel processing, the 5x5 double-sorted median filtering algorithm is optimized, and the 3x3 double-sorted median filtering, 5x5 double-sorted median filtering and bit-level median filtering are implemented by pipelining, which improves the frequency and speed. The final simulation results show that the maximum clock frequency of this design on XC7K325T can reach 419MHz. For remote sensing images of 4096x4096 size, the processing of a single image can spend 40ms, and the throughput rate is 25 images/second, which can meet the requirements of on-orbit real-time processing and can be applied in practice.
基于FPGA的遥感图像中值滤波设计与实现
本文提出了一种改进的遥感图像中值滤波算法,并在FPGA上实现。根据FPGA并行处理的特点,优化了5x5双排序中值滤波算法,采用流水线方式实现了3x3双排序中值滤波、5x5双排序中值滤波和位级中值滤波,提高了频率和速度。最后的仿真结果表明,该设计在XC7K325T上的最大时钟频率可达419MHz。对于4096x4096尺寸的遥感图像,单幅图像的处理时间为40ms,吞吐量为25幅/秒,可以满足在轨实时处理的要求,可以在实际中应用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信