A Design Approach for Bandgap Reference Circuit

J. Kaur, R. Kaushik, A. Srivastava, Sakshi Singh
{"title":"A Design Approach for Bandgap Reference Circuit","authors":"J. Kaur, R. Kaushik, A. Srivastava, Sakshi Singh","doi":"10.1109/ICSPVCE46182.2019.9092822","DOIUrl":null,"url":null,"abstract":"The paper presents a systematic approach of designing a bandgap reference circuit using 2-stage operational amplifier. The circuit is designed using 0.18 µm CMOS process. In simulation we achieve a reference of 789 mV with a coefficient of temperature 71.69 ppm/ºC for the temperature range 104°C at 1.8 V supply voltage. The reference voltage circuit consumed 60.82 µW of power. The layout with DRC and LVS check of the BGR core was completed. The overall area of the designed BGR circuit is 0.027 mm2.","PeriodicalId":335856,"journal":{"name":"2019 1st International Conference on Signal Processing, VLSI and Communication Engineering (ICSPVCE)","volume":"58 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 1st International Conference on Signal Processing, VLSI and Communication Engineering (ICSPVCE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSPVCE46182.2019.9092822","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

The paper presents a systematic approach of designing a bandgap reference circuit using 2-stage operational amplifier. The circuit is designed using 0.18 µm CMOS process. In simulation we achieve a reference of 789 mV with a coefficient of temperature 71.69 ppm/ºC for the temperature range 104°C at 1.8 V supply voltage. The reference voltage circuit consumed 60.82 µW of power. The layout with DRC and LVS check of the BGR core was completed. The overall area of the designed BGR circuit is 0.027 mm2.
一种带隙参考电路的设计方法
本文提出了一种用两级运算放大器设计带隙参考电路的系统方法。电路采用0.18µm CMOS工艺设计。在仿真中,我们实现了参考电压为789 mV,温度系数为71.69 ppm/ºC,温度范围为104°C,电源电压为1.8 V。参考电压电路的功耗为60.82µW。完成了BGR堆芯的DRC布置和LVS校核。设计的BGR电路的总面积为0.027 mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信