350 MHz time-multiplexed 8-port SRAM and word size variable multiplier for multimedia DSP

T. Takayanagi, K. Nogami, F. Hatori, N. Hatanaka, M. Takahashi, M. Ichida, S. Kitabayashi, T. Higashi, M. Klein, J. Thomson, R. Carpenter, R. Donthi, D. Renfrow, J. Zheng, L. Tinkey, B. Maness, J. Battle, S. Purcell, T. Sakurai
{"title":"350 MHz time-multiplexed 8-port SRAM and word size variable multiplier for multimedia DSP","authors":"T. Takayanagi, K. Nogami, F. Hatori, N. Hatanaka, M. Takahashi, M. Ichida, S. Kitabayashi, T. Higashi, M. Klein, J. Thomson, R. Carpenter, R. Donthi, D. Renfrow, J. Zheng, L. Tinkey, B. Maness, J. Battle, S. Purcell, T. Sakurai","doi":"10.1109/ISSCC.1996.488548","DOIUrl":null,"url":null,"abstract":"A multimedia DSP optimized for digital audio/video applications provides simple flexible cost-effective solution capable of GUI acceleration, MPEG2 decoding, real-time MPEG1 encoding, personal video conferencing, 28.8 kbps fax/modem, and audio/sound functions. The main frequency of the chip is 62.5 MHz and the supply voltage is 3.3 V. The chip is fabricated in 0.5 /spl mu/m triple-metal CMOS, occupies 12.8/spl times/14.0 mm/sup 2/ and is mounted in a 240 QFP package with a heat-spreader. The chip integrates high-performance custom macro blocks: an interface for Rambus DRAMs (RAC), a 37 kb time-multiplexed 8-ported SRAM, 72 b scalable datapath and single oxide 3 V/5 V I/O. The focus here is the SRAM and word-size-variable multiplier.","PeriodicalId":162539,"journal":{"name":"1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC","volume":"78 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-02-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1996.488548","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

Abstract

A multimedia DSP optimized for digital audio/video applications provides simple flexible cost-effective solution capable of GUI acceleration, MPEG2 decoding, real-time MPEG1 encoding, personal video conferencing, 28.8 kbps fax/modem, and audio/sound functions. The main frequency of the chip is 62.5 MHz and the supply voltage is 3.3 V. The chip is fabricated in 0.5 /spl mu/m triple-metal CMOS, occupies 12.8/spl times/14.0 mm/sup 2/ and is mounted in a 240 QFP package with a heat-spreader. The chip integrates high-performance custom macro blocks: an interface for Rambus DRAMs (RAC), a 37 kb time-multiplexed 8-ported SRAM, 72 b scalable datapath and single oxide 3 V/5 V I/O. The focus here is the SRAM and word-size-variable multiplier.
350mhz时复用8端口SRAM和字长可变乘法器的多媒体DSP
一种针对数字音频/视频应用进行优化的多媒体DSP,提供简单、灵活、经济的解决方案,能够实现GUI加速、MPEG2解码、实时MPEG1编码、个人视频会议、28.8 kbps传真/调制解调器和音频/声音功能。芯片主频为62.5 MHz,电源电压为3.3 V。该芯片采用0.5 /spl mu/m三金属CMOS制造,占地12.8/spl倍/14.0 mm/sup 2/,安装在240 QFP带散热片的封装中。该芯片集成了高性能定制宏块:Rambus dram (RAC)接口,37kb时复用8端口SRAM, 72b可扩展数据路径和单氧化物3v / 5v I/O。这里的重点是SRAM和字长可变乘法器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信