Design and analysis of adaptive-bandwidth all-digital phase-locked loop

Y. Chau, Chen-Feng Chen, Kwn-Dai Tsai
{"title":"Design and analysis of adaptive-bandwidth all-digital phase-locked loop","authors":"Y. Chau, Chen-Feng Chen, Kwn-Dai Tsai","doi":"10.1109/ISPACS.2007.4445825","DOIUrl":null,"url":null,"abstract":"To obtain better locking performance and wider locking range, the adaptive-bandwidth all-digital phase-locked loop (AB-ADPLL) is proposed and designed in the paper. With the AB-ADPLL, the parameters of the digital loop filter can be adaptively adjusted using a parameter estimator in accordance with the input frequency. From the design example given in the context and corresponding simulation results, it is disclosed that the AB-ADPLL outperforms the non-adaptive ADPLL.","PeriodicalId":220276,"journal":{"name":"2007 International Symposium on Intelligent Signal Processing and Communication Systems","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 International Symposium on Intelligent Signal Processing and Communication Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPACS.2007.4445825","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

To obtain better locking performance and wider locking range, the adaptive-bandwidth all-digital phase-locked loop (AB-ADPLL) is proposed and designed in the paper. With the AB-ADPLL, the parameters of the digital loop filter can be adaptively adjusted using a parameter estimator in accordance with the input frequency. From the design example given in the context and corresponding simulation results, it is disclosed that the AB-ADPLL outperforms the non-adaptive ADPLL.
自适应带宽全数字锁相环的设计与分析
为了获得更好的锁相性能和更宽的锁相范围,本文提出并设计了自适应带宽全数字锁相环(AB-ADPLL)。使用AB-ADPLL,可以使用参数估计器根据输入频率自适应调整数字环路滤波器的参数。文中给出的设计实例和相应的仿真结果表明,AB-ADPLL优于非自适应ADPLL。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信