A CMOS class-E power amplifier of 40-% PAE at 5 GHz for constant envelope modulation system

Y. Yamashita, D. Kanemoto, H. Kanaya, R. Pokharel, K. Yoshida
{"title":"A CMOS class-E power amplifier of 40-% PAE at 5 GHz for constant envelope modulation system","authors":"Y. Yamashita, D. Kanemoto, H. Kanaya, R. Pokharel, K. Yoshida","doi":"10.1109/SIRF.2013.6489434","DOIUrl":null,"url":null,"abstract":"This paper describes the design of a high-efficient class-E power amplifier (PA) for 5-GHz wireless transmitter applications using constant envelope modulation scheme in a 0.18-μm CMOS technology. The proposed class-E PA employs injection-locking technique to reduce required input power. Furthermore, cascode topology is utilized for the proposed PA in order to reduce device stress and parasitic capacitances. The proposed PA delivers 15.4-dBm saturated output power at 5.0 GHz with 40.6-% maximum power-added efficiency (PAE) for measurement.","PeriodicalId":286070,"journal":{"name":"2013 IEEE 13th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-03-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE 13th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIRF.2013.6489434","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 19

Abstract

This paper describes the design of a high-efficient class-E power amplifier (PA) for 5-GHz wireless transmitter applications using constant envelope modulation scheme in a 0.18-μm CMOS technology. The proposed class-E PA employs injection-locking technique to reduce required input power. Furthermore, cascode topology is utilized for the proposed PA in order to reduce device stress and parasitic capacitances. The proposed PA delivers 15.4-dBm saturated output power at 5.0 GHz with 40.6-% maximum power-added efficiency (PAE) for measurement.
一种用于恒包络调制系统的CMOS e类功率放大器,在5 GHz频率下具有40%的PAE
本文介绍了一种基于0.18 μm CMOS技术的高效e类功率放大器(PA)的设计。所提出的e类PA采用注入锁定技术来降低所需的输入功率。此外,为了减少器件应力和寄生电容,所提出的PA采用级联结构拓扑。该放大器在5.0 GHz下提供15.4 dbm的饱和输出功率,最大功率附加效率(PAE)为40.6%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信