RF and linear performance of commercial 200 mm trap-rich HR-SOI wafers for SoC applications

C. Neve, K. Ben Alia, C. Malaquin, F. Allibert, E. Desbonnets, I. Bertrand, W. Van Den Daele, J. Raskin
{"title":"RF and linear performance of commercial 200 mm trap-rich HR-SOI wafers for SoC applications","authors":"C. Neve, K. Ben Alia, C. Malaquin, F. Allibert, E. Desbonnets, I. Bertrand, W. Van Den Daele, J. Raskin","doi":"10.1109/SIRF.2013.6489417","DOIUrl":null,"url":null,"abstract":"We present for the first time the RF and linear performance of commercial 200 mm trap-rich HR-SOI wafers. These wafers are fully compatible with the thermal budget of CMOS process. The investigated SOI wafers with a fixed BOX of 400 nm-thick show effective resistivity values higher than 4 kΩ-cm and harmonic distortion levels lower than -81 dBm for a 900 MHz input signal with +15 dBm, i.e. more than 95 dBc. Our investigations confirm the capability of trap-rich HR-SOI wafer for the integration of RF systems in Si.","PeriodicalId":286070,"journal":{"name":"2013 IEEE 13th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-03-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"17","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE 13th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SIRF.2013.6489417","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 17

Abstract

We present for the first time the RF and linear performance of commercial 200 mm trap-rich HR-SOI wafers. These wafers are fully compatible with the thermal budget of CMOS process. The investigated SOI wafers with a fixed BOX of 400 nm-thick show effective resistivity values higher than 4 kΩ-cm and harmonic distortion levels lower than -81 dBm for a 900 MHz input signal with +15 dBm, i.e. more than 95 dBc. Our investigations confirm the capability of trap-rich HR-SOI wafer for the integration of RF systems in Si.
用于SoC应用的商用200 mm富阱HR-SOI晶圆的射频和线性性能
我们首次提出了商用200毫米富陷阱的HR-SOI晶圆的射频和线性性能。这些晶圆完全符合CMOS工艺的热预算。在+15 dBm(即大于95 dBc)的900 MHz输入信号下,固定BOX厚度为400 nm的SOI晶圆的有效电阻率值高于4 kΩ-cm,谐波失真水平低于-81 dBm。我们的研究证实了富陷阱的HR-SOI晶圆在硅中集成射频系统的能力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信