All programmable SOC based standalone SDR platform for researchers and academia

B. Harikrishnan, R. Raghul, R. Shibu, K. R. Nair
{"title":"All programmable SOC based standalone SDR platform for researchers and academia","authors":"B. Harikrishnan, R. Raghul, R. Shibu, K. R. Nair","doi":"10.1109/COMPSC.2014.7032683","DOIUrl":null,"url":null,"abstract":"This paper describes the design of Software Defined Radio Platform (SDRP) using Xilinx ZYNQ SOC. SDRP is an advanced and affordable software defined radio with inbuilt cognitive capability and MIMO capability and is highly suited for academia and professional research. The SDRP is implemented using ZYNQ XC7Z030 all programmable SOC. XC7Z030 consists of dual-core ARM Cortex-A9 based processing system and 28 nm Xilinx programmable logic KINTEX-7. For the SDRP, AD9361 is used as the transceiver. The AD9361 combines a RF front end with a flexible mixed-signal baseband section and integrated frequency synthesizers, simplifying design-in by providing a configurable digital interface to a processor. AD9361 is fully programmable using ZYNQ SOC and thus the filter properties, decimation rates, and mixing frequencies can be modified as per user requirements. Linux OS is used in the processing system of SOC. All the waveform-specific processing, like modulation, demodulation, protocol stacks etc are done on the processing system. The high-speed general purpose operations like digital up and down conversion, decimation and interpolation are done on Kintex-7 programmable logic. SDRP has Ethernet interface and PCI Express interface for data transfer to other CPU's. Other interfaces include HDMI, USB, SD Card interface and JTAG interface. In the processing system various software toolkit such as GNU radio, MATLAB etc can be used for waveform processing.","PeriodicalId":388270,"journal":{"name":"2014 First International Conference on Computational Systems and Communications (ICCSC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 First International Conference on Computational Systems and Communications (ICCSC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/COMPSC.2014.7032683","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

This paper describes the design of Software Defined Radio Platform (SDRP) using Xilinx ZYNQ SOC. SDRP is an advanced and affordable software defined radio with inbuilt cognitive capability and MIMO capability and is highly suited for academia and professional research. The SDRP is implemented using ZYNQ XC7Z030 all programmable SOC. XC7Z030 consists of dual-core ARM Cortex-A9 based processing system and 28 nm Xilinx programmable logic KINTEX-7. For the SDRP, AD9361 is used as the transceiver. The AD9361 combines a RF front end with a flexible mixed-signal baseband section and integrated frequency synthesizers, simplifying design-in by providing a configurable digital interface to a processor. AD9361 is fully programmable using ZYNQ SOC and thus the filter properties, decimation rates, and mixing frequencies can be modified as per user requirements. Linux OS is used in the processing system of SOC. All the waveform-specific processing, like modulation, demodulation, protocol stacks etc are done on the processing system. The high-speed general purpose operations like digital up and down conversion, decimation and interpolation are done on Kintex-7 programmable logic. SDRP has Ethernet interface and PCI Express interface for data transfer to other CPU's. Other interfaces include HDMI, USB, SD Card interface and JTAG interface. In the processing system various software toolkit such as GNU radio, MATLAB etc can be used for waveform processing.
所有可编程的SOC为基础的独立SDR平台的研究人员和学术界
本文介绍了基于赛灵思ZYNQ SOC的软件定义无线电平台(SDRP)的设计。SDRP是一种先进且价格合理的软件定义无线电,具有内置认知能力和MIMO能力,非常适合学术界和专业研究。SDRP采用ZYNQ XC7Z030全可编程SOC实现。XC7Z030由双核ARM Cortex-A9处理系统和28nm Xilinx可编程逻辑KINTEX-7组成。对于SDRP,使用AD9361作为收发器。AD9361将射频前端与灵活的混合信号基带部分和集成频率合成器结合在一起,通过为处理器提供可配置的数字接口来简化设计。AD9361使用ZYNQ SOC完全可编程,因此滤波器属性、抽取率和混合频率可以根据用户要求进行修改。SOC的处理系统采用Linux操作系统。所有特定于波形的处理,如调制、解调、协议栈等都在处理系统上完成。在Kintex-7可编程逻辑上完成数字上下转换、抽取和插值等高速通用运算。SDRP具有以太网接口和PCI Express接口,用于数据传输到其他CPU。其他接口包括HDMI接口、USB接口、SD卡接口和JTAG接口。在处理系统中,可以使用GNU radio、MATLAB等多种软件工具箱进行波形处理。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信