Intelligent peripheral modules for microcontrollers

C. Melear
{"title":"Intelligent peripheral modules for microcontrollers","authors":"C. Melear","doi":"10.1109/SOUTHC.1995.516083","DOIUrl":null,"url":null,"abstract":"The modular concept of microcontroller design provides the means whereby each module can have it's own local microengine or state machine. The main CPU communicates with the modules through dual access memory, issuing commands to semi-intelligent state machines or writing directly to registers in the module. Once a module has been given a command sequence, the peripheral can act autonomously from the CPU. With several modules working at the same time, the effect of running multiple instructions per clock cycle can be obtained. In other words, a timer module can be performing some task while the CPU is executing an unrelated algorithm.","PeriodicalId":341055,"journal":{"name":"Proceedings of Southcon '95","volume":"51 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-03-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Southcon '95","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOUTHC.1995.516083","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The modular concept of microcontroller design provides the means whereby each module can have it's own local microengine or state machine. The main CPU communicates with the modules through dual access memory, issuing commands to semi-intelligent state machines or writing directly to registers in the module. Once a module has been given a command sequence, the peripheral can act autonomously from the CPU. With several modules working at the same time, the effect of running multiple instructions per clock cycle can be obtained. In other words, a timer module can be performing some task while the CPU is executing an unrelated algorithm.
用于微控制器的智能外围模块
微控制器设计的模块化概念提供了每个模块可以拥有自己的本地微引擎或状态机的手段。主CPU通过双访问存储器与模块通信,向半智能状态机发出命令或直接向模块中的寄存器写入。一旦给模块一个命令序列,外设就可以从CPU中自主行动。当多个模块同时工作时,可以获得每个时钟周期运行多条指令的效果。换句话说,定时器模块可以在CPU执行不相关的算法时执行某些任务。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信