A 4-Mbit trench DRAM technology functional test manufacturing/characterization strategy

C. Long, S. Voldman
{"title":"A 4-Mbit trench DRAM technology functional test manufacturing/characterization strategy","authors":"C. Long, S. Voldman","doi":"10.1109/ISMSS.1990.66113","DOIUrl":null,"url":null,"abstract":"The authors discuss a 4-Mb substrate-plate-trench (SPT) DRAM (dynamic random access memory) technology applying an innovative manufacturing test strategy using the technology product chip, an addressable diagnostic monitor (ADM), and trench DC macroarray test structures. This manufacturing functional test strategy is effective in achieving process optimization, defect characterization, and high retention yield in a DRAM trench technology. Examples of the strategy's application in various situations and at different development stages are shown.<<ETX>>","PeriodicalId":398535,"journal":{"name":"IEEE/SEMI International Symposium on Semiconductor Manufacturing Science","volume":"53 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-05-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE/SEMI International Symposium on Semiconductor Manufacturing Science","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISMSS.1990.66113","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

The authors discuss a 4-Mb substrate-plate-trench (SPT) DRAM (dynamic random access memory) technology applying an innovative manufacturing test strategy using the technology product chip, an addressable diagnostic monitor (ADM), and trench DC macroarray test structures. This manufacturing functional test strategy is effective in achieving process optimization, defect characterization, and high retention yield in a DRAM trench technology. Examples of the strategy's application in various situations and at different development stages are shown.<>
一种4mbit沟槽DRAM技术功能测试制造/表征策略
作者讨论了一种4mb衬底-板-沟槽(SPT)动态随机存取存储器(DRAM)技术,该技术采用了一种创新的制造测试策略,使用该技术产品芯片、可寻址诊断监视器(ADM)和沟槽直流宏阵列测试结构。这种制造功能测试策略在实现DRAM沟槽技术的工艺优化、缺陷表征和高保留良率方面是有效的。举例说明了该策略在不同情况和不同发展阶段的应用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信