Self-Amplifying Current-Mode Multiplier Design using a Multi-Memristor Crossbar Cell Structure

Shengqi Yu, R. Shafik, Thanasin Bunnam, Kaiyun Chen, Alexandre Yakovlev
{"title":"Self-Amplifying Current-Mode Multiplier Design using a Multi-Memristor Crossbar Cell Structure","authors":"Shengqi Yu, R. Shafik, Thanasin Bunnam, Kaiyun Chen, Alexandre Yakovlev","doi":"10.1109/ICECS49266.2020.9294797","DOIUrl":null,"url":null,"abstract":"Multipliers play a major role in modern compute-intensive applications such as artificial intelligence (AI) and signal processing. However, the logic complexity of conventional multipliers is a significant challenge for energy and performance efficiency. This paper proposes a novel current-mode multiplier without additional carry propagation and amplification circuits. The basic functional block is a one-transistor-multi-memristor (1TxM) cell, corresponding to a partial product term. In this cell, the transistor enables or disables the term by switching it ON or OFF, and the memristor acts as the resistive memory unit that determines the state of the cell: either high (i.e. logic 0) or low (i.e. logic 1). The number of memristors in a single cell is suitably chosen to achieve the required amplification depending on the significance of the cell current paths. This sidesteps the need to have a separate current mirror circuit for each path. The parallel current paths are then analogously accumulated to a common path to define the output, avoiding the complex carry propagation steps in conventional multipliers. Using Cadence Virtuoso analogue design environment, we carried out extensive experiments to confirm the functional and parametric properties of the multiplier. The results shows that the proposed multiplier reduces 64% energy cost when compared with recently proposed transistor-memristor cell based approaches.","PeriodicalId":404022,"journal":{"name":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","volume":"141 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS49266.2020.9294797","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

Multipliers play a major role in modern compute-intensive applications such as artificial intelligence (AI) and signal processing. However, the logic complexity of conventional multipliers is a significant challenge for energy and performance efficiency. This paper proposes a novel current-mode multiplier without additional carry propagation and amplification circuits. The basic functional block is a one-transistor-multi-memristor (1TxM) cell, corresponding to a partial product term. In this cell, the transistor enables or disables the term by switching it ON or OFF, and the memristor acts as the resistive memory unit that determines the state of the cell: either high (i.e. logic 0) or low (i.e. logic 1). The number of memristors in a single cell is suitably chosen to achieve the required amplification depending on the significance of the cell current paths. This sidesteps the need to have a separate current mirror circuit for each path. The parallel current paths are then analogously accumulated to a common path to define the output, avoiding the complex carry propagation steps in conventional multipliers. Using Cadence Virtuoso analogue design environment, we carried out extensive experiments to confirm the functional and parametric properties of the multiplier. The results shows that the proposed multiplier reduces 64% energy cost when compared with recently proposed transistor-memristor cell based approaches.
采用多忆阻交叉栅结构的自放大电流模式倍增器设计
乘数在人工智能(AI)和信号处理等现代计算密集型应用中发挥着重要作用。然而,传统乘法器的逻辑复杂性是能源和性能效率的重大挑战。本文提出了一种新型的电流型乘法器,无需附加载波传播和放大电路。基本功能模块是一个单晶体管-多忆阻器(1TxM)单元,对应于部分乘积项。在这个单元中,晶体管通过开关它的ON或OFF来启用或禁用术语,忆阻器作为决定单元状态的阻性存储单元:高(即逻辑0)或低(即逻辑1)。单个单元中忆阻器的数量是适当选择的,以实现所需的放大,这取决于单元电流路径的重要性。这就避免了每条路径都需要一个单独的电流镜像电路。然后,并行电流路径类似地累积到一个共同路径来定义输出,避免了传统乘法器中复杂的携带传播步骤。利用Cadence Virtuoso模拟设计环境,我们进行了大量的实验,以确认乘法器的功能和参数特性。结果表明,与最近提出的基于晶体管-忆阻器单元的方法相比,该倍增器的能量成本降低了64%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信