Current reference scheme for multilevel phase-change memory sensing

A. Cabrini, F. Gallazzi, G. Torelli
{"title":"Current reference scheme for multilevel phase-change memory sensing","authors":"A. Cabrini, F. Gallazzi, G. Torelli","doi":"10.1109/ESSCIRC.2011.6044996","DOIUrl":null,"url":null,"abstract":"This paper presents a current reference for read and verify operations in multilevel phase-change memories (PCMs). The circuit is able to track the temperature behaviour of the PCM cell current over a temperature range from −40 °C to 80 °C, as is necessary to meet the stringent requirements of multilevel PCM sensing. The proposed scheme is based on an MOS transistor biased in saturation below its zero temperature coefficient (ZTC) point. Only room temperature trimming at wafer sort is required to adjust the value and the temperature dependence of the generated current. Experimental results showed good agreement with experimental data on PCM cells. The error in the programmed temperature coefficient is kept within 10% in any process condition.","PeriodicalId":239979,"journal":{"name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","volume":"49 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 Proceedings of the ESSCIRC (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2011.6044996","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

This paper presents a current reference for read and verify operations in multilevel phase-change memories (PCMs). The circuit is able to track the temperature behaviour of the PCM cell current over a temperature range from −40 °C to 80 °C, as is necessary to meet the stringent requirements of multilevel PCM sensing. The proposed scheme is based on an MOS transistor biased in saturation below its zero temperature coefficient (ZTC) point. Only room temperature trimming at wafer sort is required to adjust the value and the temperature dependence of the generated current. Experimental results showed good agreement with experimental data on PCM cells. The error in the programmed temperature coefficient is kept within 10% in any process condition.
当前多电平相变记忆传感的参考方案
本文为多电平相变存储器(PCMs)的读取和校验操作提供了一个当前参考。该电路能够在- 40°C至80°C的温度范围内跟踪PCM电池电流的温度行为,这是满足多电平PCM传感严格要求所必需的。所提出的方案是基于MOS晶体管在低于零温度系数(ZTC)点的饱和偏置。仅需要在晶圆排序时进行室温微调,以调整所产生电流的值和温度依赖性。实验结果与PCM细胞的实验数据吻合较好。在任何工艺条件下,程序温度系数误差保持在10%以内。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信