Joseph Cali, C. Grens, S. E. Turner, D. Jansen, L. Kushner
{"title":"20-GHz PLL-based configurable frequency generator in 180nm SiGe-on-SOI BiCMOS","authors":"Joseph Cali, C. Grens, S. E. Turner, D. Jansen, L. Kushner","doi":"10.1109/RFIC.2015.7337790","DOIUrl":null,"url":null,"abstract":"This paper presents a configurable frequency generator (CFG) capable of synthesizing frequencies between 10 MHz and 20 GHz with superior far-out phase noise of less than -150 dBc/Hz at 100 MHz offset when synthesizing >10 GHz, reference spurs less than -70 dBc, settling times of less 3 μs, and support for multiple reference frequencies through the use of a programmable bandwidth on-chip loop filter. The CFG is implemented in a 180nm SiGe-on-SOI BiCMOS process that enables high-frequency oscillation in the voltage-controlled oscillator (VCO), low parasitic switches for programmable passives, low phase noise HBTs, and excellent isolation between components sharing the same substrate.","PeriodicalId":121490,"journal":{"name":"2015 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-05-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2015.7337790","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6
Abstract
This paper presents a configurable frequency generator (CFG) capable of synthesizing frequencies between 10 MHz and 20 GHz with superior far-out phase noise of less than -150 dBc/Hz at 100 MHz offset when synthesizing >10 GHz, reference spurs less than -70 dBc, settling times of less 3 μs, and support for multiple reference frequencies through the use of a programmable bandwidth on-chip loop filter. The CFG is implemented in a 180nm SiGe-on-SOI BiCMOS process that enables high-frequency oscillation in the voltage-controlled oscillator (VCO), low parasitic switches for programmable passives, low phase noise HBTs, and excellent isolation between components sharing the same substrate.