New Three-Phase Phase-Locked-Loop Method Deployed on Software Defined Instrumentation Platform

Chun-lei Zhang, Wei Jin
{"title":"New Three-Phase Phase-Locked-Loop Method Deployed on Software Defined Instrumentation Platform","authors":"Chun-lei Zhang, Wei Jin","doi":"10.1109/IMCCC.2012.303","DOIUrl":null,"url":null,"abstract":"Three-Phase Phase-Locked-Loop (PLL) is an important part of power grid parameters measurement and power system control. In order to improve the performance of the conventional three-phase PLL system, a new three-phase PLL method is proposed in this paper. A notch filter is designed and integrated into conventional three-phase PLL system. The result of simulation show that the proposed method can decrease the phase tracking error and frequency tracking error obviously, in particular in the case of poor power quality. At last the new Three-phase PLL method is deployed and implemented on VISN FPGA based instrumentation Platform-CRIO, and achieved good performance.","PeriodicalId":394548,"journal":{"name":"2012 Second International Conference on Instrumentation, Measurement, Computer, Communication and Control","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-12-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 Second International Conference on Instrumentation, Measurement, Computer, Communication and Control","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMCCC.2012.303","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Three-Phase Phase-Locked-Loop (PLL) is an important part of power grid parameters measurement and power system control. In order to improve the performance of the conventional three-phase PLL system, a new three-phase PLL method is proposed in this paper. A notch filter is designed and integrated into conventional three-phase PLL system. The result of simulation show that the proposed method can decrease the phase tracking error and frequency tracking error obviously, in particular in the case of poor power quality. At last the new Three-phase PLL method is deployed and implemented on VISN FPGA based instrumentation Platform-CRIO, and achieved good performance.
在软件定义仪器平台上部署的新型三相锁相环方法
三相锁相环(PLL)是电网参数测量和电力系统控制的重要组成部分。为了提高传统三相锁相环系统的性能,本文提出了一种新的三相锁相环方法。设计了陷波滤波器并将其集成到传统的三相锁相环系统中。仿真结果表明,该方法能明显减小相位跟踪误差和频率跟踪误差,特别是在电能质量较差的情况下。最后,在基于VISN FPGA的仪表平台crio上对该方法进行了部署和实现,取得了良好的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信