Cryptographic System on a Chip based on Actel ARM7 Soft-Core with Embedded True Random Number Generator

M. Drutarovský, M. Varchola
{"title":"Cryptographic System on a Chip based on Actel ARM7 Soft-Core with Embedded True Random Number Generator","authors":"M. Drutarovský, M. Varchola","doi":"10.1109/DDECS.2008.4538778","DOIUrl":null,"url":null,"abstract":"The paper introduces a cryptographic system on a chip (SoC) implementation based on recent Actel nonvolatile FPGA Fusion chip with embedded ARM7 soft-core processor. The SoC is built on three main blocks - embedded soft-core with industry standard ARM7 architecture, internal Flash and static RAM memory blocks and custom true random number generator (TRNG) design. High flexibility of the SoC is based on efficient software implementation of main cryptographic primitives (AES, ECC, RSA, SHA) in soft-core. Implemented TRNG uses PLL-based simplified architecture with optional on- chip free running RC oscillator.","PeriodicalId":297689,"journal":{"name":"2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-04-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DDECS.2008.4538778","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 13

Abstract

The paper introduces a cryptographic system on a chip (SoC) implementation based on recent Actel nonvolatile FPGA Fusion chip with embedded ARM7 soft-core processor. The SoC is built on three main blocks - embedded soft-core with industry standard ARM7 architecture, internal Flash and static RAM memory blocks and custom true random number generator (TRNG) design. High flexibility of the SoC is based on efficient software implementation of main cryptographic primitives (AES, ECC, RSA, SHA) in soft-core. Implemented TRNG uses PLL-based simplified architecture with optional on- chip free running RC oscillator.
基于Actel ARM7软核的嵌入式真随机数生成器芯片密码系统
本文介绍了一种基于Actel非易失性FPGA融合芯片和嵌入式ARM7软核处理器的单片加密系统(SoC)实现方案。SoC建立在三个主要模块上-具有行业标准ARM7架构的嵌入式软核,内部闪存和静态RAM内存模块以及定制的真随机数生成器(TRNG)设计。SoC的高灵活性基于软核中主要加密原语(AES, ECC, RSA, SHA)的高效软件实现。实现的TRNG采用基于锁相环的简化架构,并可选配片内自由运行的RC振荡器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信