Short-Circuit Rugged 1.2 kV SiC MOSFET with a Non-Linear Dielectric Gate Stack

M. Boccarossa, L. Maresca, A. Borghese, M. Riccio, G. Breglio, A. Irace, G. Salvatore
{"title":"Short-Circuit Rugged 1.2 kV SiC MOSFET with a Non-Linear Dielectric Gate Stack","authors":"M. Boccarossa, L. Maresca, A. Borghese, M. Riccio, G. Breglio, A. Irace, G. Salvatore","doi":"10.1109/ISPSD57135.2023.10147604","DOIUrl":null,"url":null,"abstract":"In this paper, TCAD simulations provide insights on the effect of a non-linear dielectric gate stack on the short-circuit performance of silicon carbide (SiC) power MOSFETs. In particular, the regular gate oxide was replaced by a stack formed by silicon dioxide and a non-linear dielectric whose permittivity varies with temperature, in order to counterbalance the reduction of the threshold voltage due to temperature. Simulations show that the presented device has a higher ruggedness to short-circuit events, thanks to the reduction of the maximum temperature arising in the device during those events.","PeriodicalId":344266,"journal":{"name":"2023 35th International Symposium on Power Semiconductor Devices and ICs (ISPSD)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-05-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 35th International Symposium on Power Semiconductor Devices and ICs (ISPSD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD57135.2023.10147604","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, TCAD simulations provide insights on the effect of a non-linear dielectric gate stack on the short-circuit performance of silicon carbide (SiC) power MOSFETs. In particular, the regular gate oxide was replaced by a stack formed by silicon dioxide and a non-linear dielectric whose permittivity varies with temperature, in order to counterbalance the reduction of the threshold voltage due to temperature. Simulations show that the presented device has a higher ruggedness to short-circuit events, thanks to the reduction of the maximum temperature arising in the device during those events.
短路加固1.2 kV SiC MOSFET非线性介电栅堆叠
在本文中,TCAD模拟提供了非线性介质栅极叠加对碳化硅功率mosfet短路性能的影响。特别地,常规栅氧化物被由二氧化硅和介电常数随温度变化的非线性电介质形成的堆栈所取代,以抵消由于温度引起的阈值电压的降低。仿真结果表明,由于该器件在短路事件中产生的最高温度降低,该器件具有更高的抗短路性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信