Data pre-emphasis based retention reliability enhance scheme for MLC NAND Flash memories

Haozhi Ma, Zhongyi Gao, L. Pan, Jun Xu
{"title":"Data pre-emphasis based retention reliability enhance scheme for MLC NAND Flash memories","authors":"Haozhi Ma, Zhongyi Gao, L. Pan, Jun Xu","doi":"10.1109/ASICON.2015.7517141","DOIUrl":null,"url":null,"abstract":"In this paper, a data pre-emphasis based retention reliability enhance scheme is proposed to overcome the high retention error rate issue of MLC NAND Flash memories. Retention errors in Nand Flash memories are mainly caused by floating gate electrons leakage. As in the scheme, a data pre-emphasis stage is adopt to induce slightly extra floating gate electron injection in highly stressed blocks. The extra electrons significantly suppress the sensitivity to floating gate electrons leakage and realize retention error rate reduction. In the paper, extra floating gate electron injection is realized by word line program disturbance (WPD). The proposed scheme is applied on 2X-nm MLC NAND Flash, and experiment results indicate 67% retention error rate reduction and 14% device endurance extension.","PeriodicalId":382098,"journal":{"name":"International Conference on ASIC","volume":"65 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Conference on ASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASICON.2015.7517141","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, a data pre-emphasis based retention reliability enhance scheme is proposed to overcome the high retention error rate issue of MLC NAND Flash memories. Retention errors in Nand Flash memories are mainly caused by floating gate electrons leakage. As in the scheme, a data pre-emphasis stage is adopt to induce slightly extra floating gate electron injection in highly stressed blocks. The extra electrons significantly suppress the sensitivity to floating gate electrons leakage and realize retention error rate reduction. In the paper, extra floating gate electron injection is realized by word line program disturbance (WPD). The proposed scheme is applied on 2X-nm MLC NAND Flash, and experiment results indicate 67% retention error rate reduction and 14% device endurance extension.
基于数据预强调的MLC NAND闪存存储可靠性提高方案
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信