Unified convolutional/turbo decoder architecture design based on triple-mode MAP/VA kernel

Abstract

We proposed triple-mode MAP/VA timing charts that can run two different algorithms at the same time by complementing each other. Then, we address the implementation of a reconfigurable architecture for unified convolutional/turbo decoder design. According to the triple-mode MAP/VA timing chart and by merging some similar modules in both the Viterbi decoder and the log-MAP turbo code decoder, we build one unified component decoder with both of these two functions. Besides, in order to conform to the advance communication standard, our decoder can also perform as a reconfigurable trellis decoder. That is, our design meets the requirement of the multi generator polynomial in the convolutional code specification.