A 192MHz differential XO based frequency quadrupler with sub-picosecond jitter in 28nm CMOS

M. Ghahramani, Yashar Rajavi, Alireza Khalili, A. Kavousian, Beomsup Kim, M. Flynn
{"title":"A 192MHz differential XO based frequency quadrupler with sub-picosecond jitter in 28nm CMOS","authors":"M. Ghahramani, Yashar Rajavi, Alireza Khalili, A. Kavousian, Beomsup Kim, M. Flynn","doi":"10.1109/RFIC.2015.7337704","DOIUrl":null,"url":null,"abstract":"A low jitter 192MHz crystal reference quadrupler leverages a new active inductor based 48MHz differential XO, two skewed inverters, a new duty cycle correction circuit, and a frequency doubler. The 192MHz quadrupler can serve as a fast, low jitter reference for a low phase noise PLL and requires far less power and area than reference multiplying PLL or MDLL circuits. The measured RMS jitter is 168fs for the XO, and 184fs for 96MHz output (192MHz divide by 2). The entire circuit, including the XO, draws 5.5mA from a 1V supply and occupies 0.045mm2. To our best knowledge, this is the first reference frequency quadrupler with sub-picosecond jitter.","PeriodicalId":121490,"journal":{"name":"2015 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-05-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2015.7337704","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

Abstract

A low jitter 192MHz crystal reference quadrupler leverages a new active inductor based 48MHz differential XO, two skewed inverters, a new duty cycle correction circuit, and a frequency doubler. The 192MHz quadrupler can serve as a fast, low jitter reference for a low phase noise PLL and requires far less power and area than reference multiplying PLL or MDLL circuits. The measured RMS jitter is 168fs for the XO, and 184fs for 96MHz output (192MHz divide by 2). The entire circuit, including the XO, draws 5.5mA from a 1V supply and occupies 0.045mm2. To our best knowledge, this is the first reference frequency quadrupler with sub-picosecond jitter.
基于192MHz差分XO的频率四倍器,具有亚皮秒抖动,28nm CMOS
低抖动192MHz晶体参考四倍器利用基于48MHz差分XO的新型有源电感,两个倾斜逆变器,一个新的占空比校正电路和一个倍频器。192MHz四倍器可以作为低相位噪声PLL的快速、低抖动参考,并且比参考倍增PLL或MDLL电路所需的功率和面积要小得多。XO的测量有效值抖动为168fs, 96MHz输出为184fs (192MHz除以2)。包括XO在内的整个电路从1V电源中消耗5.5mA,占用0.045mm2。据我们所知,这是第一个具有亚皮秒抖动的参考频率四倍器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信