A general-purpose vector-quantization processor employing two-dimensional bit-propagating winner-take-all

M. Ogawa, K. Ito, T. Shibata
{"title":"A general-purpose vector-quantization processor employing two-dimensional bit-propagating winner-take-all","authors":"M. Ogawa, K. Ito, T. Shibata","doi":"10.1109/VLSIC.2002.1015095","DOIUrl":null,"url":null,"abstract":"A general-purpose vector-quantization (VQ) processor featuring high-speed and versatile winner search functions is presented. A new two-dimensionally bit-propagating scheme has been employed in the winner-take-all (WTA) circuit. As a result, the maximum/minimum value identification for 6 b 128 inputs in a single clock cycle has been accomplished, which is five times faster than the conventional approach (18 b comparison is carried out in three clock cycles). In addition, the new block addressing scheme developed in the present work enables various options in WTA operations. The chip was fabricated in a standard CMOS process and the operation was demonstrated by application to handwritten character recognition as an example.","PeriodicalId":162493,"journal":{"name":"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"34","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2002.1015095","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 34

Abstract

A general-purpose vector-quantization (VQ) processor featuring high-speed and versatile winner search functions is presented. A new two-dimensionally bit-propagating scheme has been employed in the winner-take-all (WTA) circuit. As a result, the maximum/minimum value identification for 6 b 128 inputs in a single clock cycle has been accomplished, which is five times faster than the conventional approach (18 b comparison is carried out in three clock cycles). In addition, the new block addressing scheme developed in the present work enables various options in WTA operations. The chip was fabricated in a standard CMOS process and the operation was demonstrated by application to handwritten character recognition as an example.
一种采用二维比特传播赢者通吃的通用矢量量化处理器
提出了一种具有高速、多功能胜利者搜索功能的通用矢量量化(VQ)处理器。在赢者通吃(WTA)电路中采用了一种新的二维比特传播方案。因此,在单个时钟周期内完成了6b 128个输入的最大/最小值识别,这比传统方法快五倍(在三个时钟周期内进行18b比较)。此外,在本工作中开发的新的块寻址方案使WTA操作中的各种选项成为可能。采用标准的CMOS工艺制作了该芯片,并以手写体字符识别为例进行了验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信