Noise improvement of 3–5GHz CMOS UWB LNA

Chia-Chien Li, Yi-Chen Chen, Jeng-Rern Yang
{"title":"Noise improvement of 3–5GHz CMOS UWB LNA","authors":"Chia-Chien Li, Yi-Chen Chen, Jeng-Rern Yang","doi":"10.1109/EDAPS.2010.5683009","DOIUrl":null,"url":null,"abstract":"A single inductor matching network that carried low noise is designed to achieve the input wideband matching. This way has lower complexity that reduces chip area and holds the good reflection coefficient. Besides, the current reuse technique was used to achieve low power consumption. The design is simulated by Taiwan Semiconductor Manufacturing Company (TSMC) 0.18µm RF CMOS process. Through a 1V/5.56mA supply, The measurement results show that the LNA achieved the maximum gain of 14.5dB with gain flatness ± 0.35dB; input return loss lower than −10dB; and a minimum noise figure 2.9dB in 3∼5 GHz.","PeriodicalId":185326,"journal":{"name":"2010 IEEE Electrical Design of Advanced Package & Systems Symposium","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE Electrical Design of Advanced Package & Systems Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDAPS.2010.5683009","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

A single inductor matching network that carried low noise is designed to achieve the input wideband matching. This way has lower complexity that reduces chip area and holds the good reflection coefficient. Besides, the current reuse technique was used to achieve low power consumption. The design is simulated by Taiwan Semiconductor Manufacturing Company (TSMC) 0.18µm RF CMOS process. Through a 1V/5.56mA supply, The measurement results show that the LNA achieved the maximum gain of 14.5dB with gain flatness ± 0.35dB; input return loss lower than −10dB; and a minimum noise figure 2.9dB in 3∼5 GHz.
3-5GHz CMOS超宽带LNA的噪声改进
为实现输入宽带匹配,设计了低噪声的单电感匹配网络。这种方法具有复杂度低、芯片面积小、反射系数好等优点。同时,利用现有的复用技术实现低功耗。该设计采用台积电0.18µm射频CMOS工艺进行仿真。通过1V/5.56mA电源,测量结果表明,LNA最大增益为14.5dB,增益平坦度±0.35dB;输入回波损耗小于−10dB;在3 ~ 5 GHz范围内的最小噪声系数为2.9dB。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信