An embedded ReRAM using a small-offset sense amplifier for low-voltage operations

Albert Lee, Chien-Chen Lin, T. Yang, Meng-Fan Chang
{"title":"An embedded ReRAM using a small-offset sense amplifier for low-voltage operations","authors":"Albert Lee, Chien-Chen Lin, T. Yang, Meng-Fan Chang","doi":"10.1109/VLSI-DAT.2015.7114532","DOIUrl":null,"url":null,"abstract":"This paper presents a Contact Resistive Random Access Memory (CRRAM) macro with an offset-compensated Sense amplifier for low-voltage operation. The proposed circuit aims to solve the variation and speed issues during low-voltage operations. A 256Kb test-chip was fabricated in TSMC 65nm technology. An improvement of 1.78x in read speed and 85.7% in offset was measured compared to conventional sensing methods, and the minimum operating voltage was as low as 0.3V.","PeriodicalId":369130,"journal":{"name":"VLSI Design, Automation and Test(VLSI-DAT)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-04-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"VLSI Design, Automation and Test(VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-DAT.2015.7114532","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

This paper presents a Contact Resistive Random Access Memory (CRRAM) macro with an offset-compensated Sense amplifier for low-voltage operation. The proposed circuit aims to solve the variation and speed issues during low-voltage operations. A 256Kb test-chip was fabricated in TSMC 65nm technology. An improvement of 1.78x in read speed and 85.7% in offset was measured compared to conventional sensing methods, and the minimum operating voltage was as low as 0.3V.
一种嵌入式ReRAM,采用用于低压操作的小偏移感测放大器
本文提出了一种带有偏置补偿放大器的接触电阻随机存取存储器宏,用于低压工作。该电路旨在解决低电压运行时的变化和速度问题。采用台积电65nm工艺制备了256Kb的测试芯片。与传统传感方法相比,读取速度提高了1.78倍,偏移量提高了85.7%,最小工作电压低至0.3V。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信