Single- Input Multiple-Output and Multiple-Input Single-Output Fractional-Order Filter Designs

Elpida Kaskouta, Themis Kamilaris, R. Sotner, J. Jerabek, C. Psychalinos
{"title":"Single- Input Multiple-Output and Multiple-Input Single-Output Fractional-Order Filter Designs","authors":"Elpida Kaskouta, Themis Kamilaris, R. Sotner, J. Jerabek, C. Psychalinos","doi":"10.1109/TSP.2018.8441348","DOIUrl":null,"url":null,"abstract":"Novel single-input multiple-output and multiple-input single-output fractional-order filter topologies are presented in this paper. They are constructed from two fractional-order integrators with appropriate feedback and feed-forward paths, as well as from summation stages. The employed active cells are Operational Transconductance Amplifiers, providing the capability for electronic tuning of the realized time-constants, while the required fractional-order capacitors are approximated by appropriately configured RC networks. The provided simulation results, obtained using the Analog Design Environment of the Cadence software and the Design Kit from Austrian Mikro Systems1 0.35μ m CMOS process, confirm the correct operation of the proposed topologies.","PeriodicalId":383018,"journal":{"name":"2018 41st International Conference on Telecommunications and Signal Processing (TSP)","volume":"411 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 41st International Conference on Telecommunications and Signal Processing (TSP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TSP.2018.8441348","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

Novel single-input multiple-output and multiple-input single-output fractional-order filter topologies are presented in this paper. They are constructed from two fractional-order integrators with appropriate feedback and feed-forward paths, as well as from summation stages. The employed active cells are Operational Transconductance Amplifiers, providing the capability for electronic tuning of the realized time-constants, while the required fractional-order capacitors are approximated by appropriately configured RC networks. The provided simulation results, obtained using the Analog Design Environment of the Cadence software and the Design Kit from Austrian Mikro Systems1 0.35μ m CMOS process, confirm the correct operation of the proposed topologies.
单输入多输出和多输入单输出分数阶滤波器设计
提出了一种新颖的单输入多输出和多输入单输出分数阶滤波器拓扑结构。它们由两个具有适当反馈和前馈路径的分数阶积分器以及求和阶段构造而成。所采用的有源单元是操作跨导放大器,提供实现时间常数的电子调谐能力,而所需的分数阶电容器由适当配置的RC网络近似。利用Cadence软件的模拟设计环境和奥地利Mikro Systems1 0.35μ m CMOS工艺的设计套件进行仿真,验证了所提出的拓扑结构的正确运行。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信