Yen-Ju Lu, Chen-Tung Lin, Chi-Feng Wu, Shih-Arn Hwang, Ying-Hsi Lin
{"title":"Microprocessor Modeling and Simulation with SystemC","authors":"Yen-Ju Lu, Chen-Tung Lin, Chi-Feng Wu, Shih-Arn Hwang, Ying-Hsi Lin","doi":"10.1109/VDAT.2007.373197","DOIUrl":null,"url":null,"abstract":"Complexity of advanced chip designs is driving the progress of ESL methodology. SystemC, with its mature C++ language environment and the availability of public tools, is quickly becoming the de facto ESL language. In this paper, we demonstrate the methodology by microprocessor modeling with systemC. Various abstraction levels and the corresponding purposes are addressed. The advantage of ESL methodology is shown by the experimental results of simulation speed. With a 18 times to over 500 times simulation speed-up, the methodology has proved useful in modeling, verification, and software development.","PeriodicalId":137915,"journal":{"name":"2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","volume":"6 6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2007.373197","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4
Abstract
Complexity of advanced chip designs is driving the progress of ESL methodology. SystemC, with its mature C++ language environment and the availability of public tools, is quickly becoming the de facto ESL language. In this paper, we demonstrate the methodology by microprocessor modeling with systemC. Various abstraction levels and the corresponding purposes are addressed. The advantage of ESL methodology is shown by the experimental results of simulation speed. With a 18 times to over 500 times simulation speed-up, the methodology has proved useful in modeling, verification, and software development.