A new I2L memory cell - Double diffused base structure

S. Kato, K. Murakami, M. Ueda, Y. Horiba, T. Nakano
{"title":"A new I2L memory cell - Double diffused base structure","authors":"S. Kato, K. Murakami, M. Ueda, Y. Horiba, T. Nakano","doi":"10.1109/IEDM.1978.189390","DOIUrl":null,"url":null,"abstract":"A new structure of I2L static memory cell is proposed to improve the electrical characteristics. The cell was fabricated by the double diffused base technology. An additional p-type dopant was introduced to the base region of the bit transistor before the usual base diffusion. The downward current gain of the bit transistor has been successfully reduced by increasing the base width without influencing the upward current gain of the flip-flop transistor. As a result, a minimum write pulse width of 40 ns was obtained compared with 100-200 ns in the conventional structure. A static 1K bits I2L RAM, which was developed by introducing the new structure cell, operated at an address access time of 20 ns and a write pulse width of 40 ns with a power dissipation of 350 mW.","PeriodicalId":164556,"journal":{"name":"1978 International Electron Devices Meeting","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1978 International Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.1978.189390","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

A new structure of I2L static memory cell is proposed to improve the electrical characteristics. The cell was fabricated by the double diffused base technology. An additional p-type dopant was introduced to the base region of the bit transistor before the usual base diffusion. The downward current gain of the bit transistor has been successfully reduced by increasing the base width without influencing the upward current gain of the flip-flop transistor. As a result, a minimum write pulse width of 40 ns was obtained compared with 100-200 ns in the conventional structure. A static 1K bits I2L RAM, which was developed by introducing the new structure cell, operated at an address access time of 20 ns and a write pulse width of 40 ns with a power dissipation of 350 mW.
一种新型I2L存储单元——双扩散基结构
提出了一种新的I2L静态存储单元结构,以改善其电学特性。该电池采用双扩散基技术制备。在通常的基极扩散之前,在位晶体管的基极区引入了额外的p型掺杂剂。在不影响触发器晶体管上行电流增益的情况下,通过增加基极宽度成功地降低了位晶体管的下行电流增益。结果表明,与传统结构的100-200 ns相比,获得了40 ns的最小写入脉冲宽度。采用这种新结构单元开发的静态1K位I2L RAM的地址访问时间为20 ns,写入脉冲宽度为40 ns,功耗为350 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信