Evaluation of the robustness of dual rail logic against DPA

Abstract

Based on a first order model of the switching current flowing in CMOS cell, an investigation of the robustness against DPA of dual rail logic is carried out. The result of this investigation is the formal identification of the design range in which dual rail logic can be considered as robust