Design of 622 Mbps ATM OAM functions for the integrated service access network

Sang Ho Lee
{"title":"Design of 622 Mbps ATM OAM functions for the integrated service access network","authors":"Sang Ho Lee","doi":"10.1109/ICC.1998.683057","DOIUrl":null,"url":null,"abstract":"As the various types of application services are increased in the ATM (asynchronous transfer mode) network, it becomes a very important requirement for the ATM network equipment to provide for a higher transfer rate and to detect network failure or service degradation. In order to meet these requirements we develop a monolithic single chip device which can handle VPI/VCI address translation, cell appending, counting, and OAM (operation and management) processing for 65,536 VCs (virtual circuits) in real time. This paper describes the architectural design of a 622 Mbps ATM layer ASIC (application specific integrated circuit) which is under development. This ASIC is applicable for developing network equipment in B-ISDN. This supports both the NNI (network-network interface) and the UNI (user-network interface) and has ITU-TS based F4 or F5 level OAM function processing in real time. Also this chip can measure QoS (quality of service) and network parameters related to such OAM functions.","PeriodicalId":218354,"journal":{"name":"ICC '98. 1998 IEEE International Conference on Communications. Conference Record. Affiliated with SUPERCOMM'98 (Cat. No.98CH36220)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ICC '98. 1998 IEEE International Conference on Communications. Conference Record. Affiliated with SUPERCOMM'98 (Cat. No.98CH36220)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICC.1998.683057","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

As the various types of application services are increased in the ATM (asynchronous transfer mode) network, it becomes a very important requirement for the ATM network equipment to provide for a higher transfer rate and to detect network failure or service degradation. In order to meet these requirements we develop a monolithic single chip device which can handle VPI/VCI address translation, cell appending, counting, and OAM (operation and management) processing for 65,536 VCs (virtual circuits) in real time. This paper describes the architectural design of a 622 Mbps ATM layer ASIC (application specific integrated circuit) which is under development. This ASIC is applicable for developing network equipment in B-ISDN. This supports both the NNI (network-network interface) and the UNI (user-network interface) and has ITU-TS based F4 or F5 level OAM function processing in real time. Also this chip can measure QoS (quality of service) and network parameters related to such OAM functions.
综合业务接入网622mbps ATM OAM功能设计
随着ATM(异步传输模式)网络中各种类型的应用服务的增加,提供更高的传输速率和检测网络故障或服务降级成为ATM网络设备的一个非常重要的要求。为了满足这些要求,我们开发了一种单片单芯片器件,可以实时处理65,536个虚拟电路的VPI/VCI地址转换,单元附加,计数和OAM(操作和管理)处理。本文介绍了一种正在开发的622 Mbps ATM层专用集成电路的体系结构设计。该专用集成电路适用于B-ISDN网络设备的开发。它支持NNI(网络接口)和UNI(用户网络接口),并具有基于ITU-TS的F4或F5级OAM功能实时处理。该芯片还可以测量与这些OAM功能相关的QoS(服务质量)和网络参数。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信