TCAD and SPICE modeling help solve ESD protection issues in analog CMOS technology

Abstract

The number of circuit design iterations due to electrostatic discharge (ESD) failures increases with the complexity of VLSI technologies and the shrinkage of their dimensions. In this paper, we show how TCAD and ESD SPICE modeling can be used to solve ESD protection issues in an analog CMOS technology.