A temperature compensated CMOS relaxation oscillator for low power applications

J. Soldera, M. Berens, A. Olmos
{"title":"A temperature compensated CMOS relaxation oscillator for low power applications","authors":"J. Soldera, M. Berens, A. Olmos","doi":"10.1109/SBCCI.2012.6344442","DOIUrl":null,"url":null,"abstract":"The design of an area-efficient CMOS relaxation oscillator for low power applications is described. Its architecture includes a temperature compensation scheme based on the matching of bias current circuit and oscillator inverters threshold voltages that provides a clock frequency stable over the entire temperature range (-40°C~125°C). The circuit is the auto-wakeup IP core of a microcontroller family for consumer applications, occupies an area of 0.03mm2 in a 0.5μm CMOS process, operates from 1.5V to 5.5V, and consumes 800nA.","PeriodicalId":311528,"journal":{"name":"2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SBCCI.2012.6344442","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

The design of an area-efficient CMOS relaxation oscillator for low power applications is described. Its architecture includes a temperature compensation scheme based on the matching of bias current circuit and oscillator inverters threshold voltages that provides a clock frequency stable over the entire temperature range (-40°C~125°C). The circuit is the auto-wakeup IP core of a microcontroller family for consumer applications, occupies an area of 0.03mm2 in a 0.5μm CMOS process, operates from 1.5V to 5.5V, and consumes 800nA.
温度补偿CMOS弛豫振荡器的低功耗应用
介绍了一种用于低功耗应用的面积高效CMOS弛豫振荡器的设计。其架构包括基于偏置电流电路和振荡器逆变器阈值电压匹配的温度补偿方案,在整个温度范围(-40°C~125°C)内提供稳定的时钟频率。该电路是面向消费类应用的微控制器系列的自动唤醒IP核心,在0.5μm CMOS工艺中占地0.03mm2,工作电压为1.5V至5.5V,功耗为800nA。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信