5-GHz Frequency Synthesizer With Auto-Calibration Loop

Myeungsu Kim, Kwengmook Lee, Yong-Il Kwon, Joonhyung Lim, T. Park
{"title":"5-GHz Frequency Synthesizer With Auto-Calibration Loop","authors":"Myeungsu Kim, Kwengmook Lee, Yong-Il Kwon, Joonhyung Lim, T. Park","doi":"10.1109/RFIC.2007.380982","DOIUrl":null,"url":null,"abstract":"A 5-GHz frequency synthesizer for ZIGBEE(IEEE 802.15.4) was implemented. It consumes 13.5 mW adopting CMOS Logic divider and robust VCO from process and temperature variation by body voltage control of current source. It incorporates an automatic capacitor-bank tuning loop to extend frequency tuning range. This synthesizer was fabricated in 0.18-um technology; it consumes 7.5 mA at 1.8 V and offers 100 kHz-loop bandwidth and always -103 dBc/Hz at an offset of 1 MHz. the lock time is 30 us. The PLL output tuning range is 14% from 2.258 GHz to 2.614 GHz.","PeriodicalId":356468,"journal":{"name":"2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2007.380982","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

A 5-GHz frequency synthesizer for ZIGBEE(IEEE 802.15.4) was implemented. It consumes 13.5 mW adopting CMOS Logic divider and robust VCO from process and temperature variation by body voltage control of current source. It incorporates an automatic capacitor-bank tuning loop to extend frequency tuning range. This synthesizer was fabricated in 0.18-um technology; it consumes 7.5 mA at 1.8 V and offers 100 kHz-loop bandwidth and always -103 dBc/Hz at an offset of 1 MHz. the lock time is 30 us. The PLL output tuning range is 14% from 2.258 GHz to 2.614 GHz.
带有自动校准环路的5ghz频率合成器
实现了一种适用于ZIGBEE(IEEE 802.15.4)的5 ghz频率合成器。采用CMOS逻辑分压器,通过电流源体电压控制实现工艺和温度变化的稳压振荡器,功耗13.5 mW。它包含一个自动电容器组调谐回路,以扩大频率调谐范围。该合成器采用0.18 um工艺制作;它在1.8 V时消耗7.5 mA,提供100 khz环路带宽,在偏移量为1 MHz时始终为-103 dBc/Hz。锁定时间是30秒。锁相环输出调谐范围为14%,从2.258 GHz到2.614 GHz。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信