Development of Chip-on-Dot flip chip technique utilizing Gold Dot/sup TM/ flexible circuitry

Z. Wang, Y. M. Tan, C. Schreiber, C. Tsui, Z. Shi, J. Wei
{"title":"Development of Chip-on-Dot flip chip technique utilizing Gold Dot/sup TM/ flexible circuitry","authors":"Z. Wang, Y. M. Tan, C. Schreiber, C. Tsui, Z. Shi, J. Wei","doi":"10.1109/ECTC.2000.853406","DOIUrl":null,"url":null,"abstract":"A novel flip chip assembly technique, called Chip-on-Dot, has been developed for assembling chips which does not mandate either under-bump metallization (UBM) treatment to the aluminum input/output pads or die bumping. Instead, the die are flipped upon flexible Gold Dot/sup TM/ substrates possessing raised contact features integral to the circuitry. The copper conductors possess small and exactingly shaped raised contact bumps (Gold Dots). When the Al die pads are aligned and pressed upon the mating dots of the substrate in conjunction with temperature, diffusion between aluminum and gold establishes an inter-metallic bond layer at the contact interfaces. Electrical connection is thus established. A non-electrically conductive adhesive, which is dispensed prior to bonding and simultaneously snap cured during the bonding process enhances the mechanical integrity of these interconnections. Finite element contact analysis was conducted to study the pressure distribution in the contact area of a dot. By simulating the Chip-on-Dot assembly process, the optimal dot geometry was designed which provided a uniform contact pressure across the contact area. This additionally promoted diffusion bonding across the whole contact area and produced little damage to the Al pads. Using the PCMCIA card format, an electrically functional prototype was constructed and populated with 12 die using the Chip-on-Dot technique. Subsequently, the test vehicle was subjected to accelerated environmental testing. The following test results show that this assembly process is robust for commercial packaging applications.","PeriodicalId":410140,"journal":{"name":"2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070)","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-05-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2000 Proceedings. 50th Electronic Components and Technology Conference (Cat. No.00CH37070)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.2000.853406","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

A novel flip chip assembly technique, called Chip-on-Dot, has been developed for assembling chips which does not mandate either under-bump metallization (UBM) treatment to the aluminum input/output pads or die bumping. Instead, the die are flipped upon flexible Gold Dot/sup TM/ substrates possessing raised contact features integral to the circuitry. The copper conductors possess small and exactingly shaped raised contact bumps (Gold Dots). When the Al die pads are aligned and pressed upon the mating dots of the substrate in conjunction with temperature, diffusion between aluminum and gold establishes an inter-metallic bond layer at the contact interfaces. Electrical connection is thus established. A non-electrically conductive adhesive, which is dispensed prior to bonding and simultaneously snap cured during the bonding process enhances the mechanical integrity of these interconnections. Finite element contact analysis was conducted to study the pressure distribution in the contact area of a dot. By simulating the Chip-on-Dot assembly process, the optimal dot geometry was designed which provided a uniform contact pressure across the contact area. This additionally promoted diffusion bonding across the whole contact area and produced little damage to the Al pads. Using the PCMCIA card format, an electrically functional prototype was constructed and populated with 12 die using the Chip-on-Dot technique. Subsequently, the test vehicle was subjected to accelerated environmental testing. The following test results show that this assembly process is robust for commercial packaging applications.
利用Gold Dot/sup TM/柔性电路开发chip -on-Dot倒装芯片技术
一种新的倒装芯片组装技术被称为chip -on- dot,用于组装芯片,该技术既不要求对铝输入/输出衬垫进行碰撞下金属化(UBM)处理,也不要求模具碰撞。相反,芯片被翻转在柔性金点/sup TM/基板上,这些基板具有电路不可或缺的凸起接触特征。铜导体具有小而形状精确的凸起接触凸点(金点)。当铝模垫与温度一起对准并压在衬底的配合点上时,铝和金之间的扩散在接触界面处建立了金属间键合层。电气连接就这样建立起来了。一种非导电胶粘剂,在粘接之前涂上,在粘接过程中同时进行快速固化,增强了这些互连的机械完整性。采用有限元接触分析方法研究了圆点接触区域内的压力分布。通过模拟Chip-on-Dot组装过程,设计了最优的点几何形状,使整个接触区域的接触压力均匀。这进一步促进了整个接触区域的扩散键合,并且对Al衬垫的损伤很小。使用PCMCIA卡格式,构建了一个电气功能原型,并使用芯片点技术填充了12个die。随后,试验车辆进行了加速环境试验。下面的测试结果表明,这种组装过程是稳健的商业包装应用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信