EOS-induced failure analysis of FPGAs

Abstract

In this article, EOS-induced failures of three FPGAs due to the severe voltage over or under shoots during debugging process are analyzed, based on well designed procedures. The traditional techniques used are capable to pinpoint and characterize the details of EOS-induced failures, this may assist the manufacturers and users to do the provenance-tracking and improve the reliability of FPGAs application.