A dual-channel analog servo-signal processor for 13 Gb tape drives

S. Narayan, H. Klein
{"title":"A dual-channel analog servo-signal processor for 13 Gb tape drives","authors":"S. Narayan, H. Klein","doi":"10.1109/ASIC.1994.404615","DOIUrl":null,"url":null,"abstract":"This paper describes the first dual-channel analog signal processor for servo control in a 13 Gbyte QIC tape drive systems. The highly programmable low-power, low-cost CMOS IC provides 12 bit accuracy employing sophisticated real-time peak-detection, error correction, and calibration. It provides both analog and digital servo information, servo motor control and built-in analog test capability. Innovative circuit implementations presented here include a high-bandwidth VGA and a peak-detector with clock recovery which removes the need for on-chip PLLs. Behavioral modeling of the entire chip was used to ensure system integrity.<<ETX>>","PeriodicalId":354289,"journal":{"name":"Proceedings Seventh Annual IEEE International ASIC Conference and Exhibit","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-09-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Seventh Annual IEEE International ASIC Conference and Exhibit","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1994.404615","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper describes the first dual-channel analog signal processor for servo control in a 13 Gbyte QIC tape drive systems. The highly programmable low-power, low-cost CMOS IC provides 12 bit accuracy employing sophisticated real-time peak-detection, error correction, and calibration. It provides both analog and digital servo information, servo motor control and built-in analog test capability. Innovative circuit implementations presented here include a high-bandwidth VGA and a peak-detector with clock recovery which removes the need for on-chip PLLs. Behavioral modeling of the entire chip was used to ensure system integrity.<>
用于13 Gb磁带驱动器的双通道模拟伺服信号处理器
本文介绍了第一个用于13 gb QIC磁带驱动系统伺服控制的双通道模拟信号处理器。高可编程、低功耗、低成本CMOS IC提供12位精度,采用复杂的实时峰值检测、纠错和校准。它提供模拟和数字伺服信息,伺服电机控制和内置模拟测试功能。这里提出的创新电路实现包括一个高带宽VGA和一个带时钟恢复的峰值检测器,它消除了对片上锁相环的需求。为了保证系统的完整性,对整个芯片进行了行为建模。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信