A current-mode CMOS algorithmic analog-to-quaternary converter circuit

K. Current
{"title":"A current-mode CMOS algorithmic analog-to-quaternary converter circuit","authors":"K. Current","doi":"10.1109/ISMVL.1992.186800","DOIUrl":null,"url":null,"abstract":"A current-mode CMOS algorithmic analog-to-quaternary data converter circuit has been realized in a standard polysilicon-gate CMOS technology. This circuit accepts an analog current input and uses current comparators and pass gates to develop a set of quaternary, base-four, output currents. A single type of converter cell may be cascaded to the desired number of quaternary output digits. The reference current that defines the full scale input range may be set externally. This circuit is input-output compatible with other previously described VLSI-compatible current-mode CMOS quaternary threshold logic and memory circuits. The current-mode CMOS algorithmic analog-to-quaternary data converter circuit is presented, and its experimental and simulated performances are described.<<ETX>>","PeriodicalId":127091,"journal":{"name":"[1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic","volume":"52 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-05-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISMVL.1992.186800","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

A current-mode CMOS algorithmic analog-to-quaternary data converter circuit has been realized in a standard polysilicon-gate CMOS technology. This circuit accepts an analog current input and uses current comparators and pass gates to develop a set of quaternary, base-four, output currents. A single type of converter cell may be cascaded to the desired number of quaternary output digits. The reference current that defines the full scale input range may be set externally. This circuit is input-output compatible with other previously described VLSI-compatible current-mode CMOS quaternary threshold logic and memory circuits. The current-mode CMOS algorithmic analog-to-quaternary data converter circuit is presented, and its experimental and simulated performances are described.<>
一种电流模式CMOS算法模拟-四元转换器电路
在标准多晶硅栅极CMOS技术上实现了一种电流型CMOS算法模拟-四元数据转换电路。该电路接受模拟电流输入,并使用电流比较器和通闸产生一组四进制输出电流。单一类型的转换器单元可以级联到所需的四进制输出数字数。定义满量程输入范围的参考电流可以在外部设置。该电路的输入输出与其他先前描述的兼容vlsi的电流模式CMOS四元阈值逻辑和存储电路兼容。提出了一种电流型CMOS算法模拟-四元数据转换电路,并对其实验性能和仿真性能进行了描述
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信