A new complementary transistor structure for analog integrated circuits

T. Kikkawa, T. Suganuma, K. Tanaka, T. Hara
{"title":"A new complementary transistor structure for analog integrated circuits","authors":"T. Kikkawa, T. Suganuma, K. Tanaka, T. Hara","doi":"10.1109/IEDM.1980.189754","DOIUrl":null,"url":null,"abstract":"A new complementary transistor structure has been developed. This paper presents a new technique which provides a fully complementary transistor structure for analog integrated circuits. The pnp transistor is fabricated by triple diffusion process in n type epitaxial layer on p type substrate, and is isolated from the substrate by inserting n- ion implanted layer between p+ collector buried layer and the substrate. This technique results in 5 to 10 times improvement in gain bandwidth product fT, maximum collector current IC(max)and collector saturation voltage VCE(sat)in comparison with conventional pnp transistors. Consequently, a fully complementary pnp transistor to npn transistors can be obtained.","PeriodicalId":180541,"journal":{"name":"1980 International Electron Devices Meeting","volume":"07 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1980 International Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.1980.189754","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

A new complementary transistor structure has been developed. This paper presents a new technique which provides a fully complementary transistor structure for analog integrated circuits. The pnp transistor is fabricated by triple diffusion process in n type epitaxial layer on p type substrate, and is isolated from the substrate by inserting n- ion implanted layer between p+ collector buried layer and the substrate. This technique results in 5 to 10 times improvement in gain bandwidth product fT, maximum collector current IC(max)and collector saturation voltage VCE(sat)in comparison with conventional pnp transistors. Consequently, a fully complementary pnp transistor to npn transistors can be obtained.
用于模拟集成电路的新型互补晶体管结构
一种新的互补晶体管结构已经被开发出来。本文提出了一种为模拟集成电路提供完全互补晶体管结构的新技术。该pnp晶体管采用三重扩散工艺在p型衬底上的n型外延层中制备,并通过在p+集电极埋设层与衬底之间插入n离子注入层与衬底隔离。与传统的pnp晶体管相比,该技术在增益带宽积fT、最大集电极电流IC(max)和集电极饱和电压VCE(sat)方面提高了5到10倍。因此,可以得到与npn晶体管完全互补的pnp晶体管。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信