Application specific image processor for the extension of the dynamic range of images with multiple resolutions

Abstract

A new processor is proposed, capable to expand the dynamic range of input images in real-time. With respect to the existent literature, the processor presents the unique feature of elaborating images at different resolutions, up to 4K UHDTV, by deriving a specific algorithm from the most effective methods presented in the literature. Additionally, the proposed design is capable to elaborate the input pixel in streaming order, as they come from input devices by avoiding frame buffers and eliminating external DRAM. The processor complexity can be configured with different area/speed ratios in order to meet the requirements of different FPGA platforms. Implemented on a high-end FPGA the processor exhibits a latency of 32.4ms (31 fps), while a 4K frame requires 129ms (8 fps) to be processed.