3D ReRAM arrays and crossbars: Fabrication, characterization and applications

G. Adam, Bhaswar Chrakrabarti, H. Nili, B. Hoskins, M. Lastras-Montaño, A. Madhavan, M. Payvand, A. Ghofrani, K. Cheng, L. Theogarajan, D. Strukov
{"title":"3D ReRAM arrays and crossbars: Fabrication, characterization and applications","authors":"G. Adam, Bhaswar Chrakrabarti, H. Nili, B. Hoskins, M. Lastras-Montaño, A. Madhavan, M. Payvand, A. Ghofrani, K. Cheng, L. Theogarajan, D. Strukov","doi":"10.1109/NANO.2017.8117387","DOIUrl":null,"url":null,"abstract":"As the rapid progress of memristor technology continues, multi-layer stacking of these crossbars is needed in order to maximize the use of vertical space and achieve the required density for high throughput applications. This work summarizes our efforts of designing and building three-dimensional monolithically integrated memristive arrays and crossbars, both standalone and onto CMOS chips. We discuss the fabrication and electrical characterization details of stand-alone and CMOS integrated ReRAM arrays and crossbars together with their use in experimental demonstrations of digital and analog applications such as three-dimensional stateful logic, hardware security primitives and dot-product operations.","PeriodicalId":292399,"journal":{"name":"2017 IEEE 17th International Conference on Nanotechnology (IEEE-NANO)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-07-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE 17th International Conference on Nanotechnology (IEEE-NANO)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NANO.2017.8117387","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

As the rapid progress of memristor technology continues, multi-layer stacking of these crossbars is needed in order to maximize the use of vertical space and achieve the required density for high throughput applications. This work summarizes our efforts of designing and building three-dimensional monolithically integrated memristive arrays and crossbars, both standalone and onto CMOS chips. We discuss the fabrication and electrical characterization details of stand-alone and CMOS integrated ReRAM arrays and crossbars together with their use in experimental demonstrations of digital and analog applications such as three-dimensional stateful logic, hardware security primitives and dot-product operations.
3D ReRAM阵列和横梁:制造,表征和应用
随着忆阻器技术的快速发展,为了最大限度地利用垂直空间并达到高通量应用所需的密度,需要这些交叉条的多层堆叠。这项工作总结了我们在设计和构建三维单片集成记忆阵列和交叉栅方面的努力,无论是独立的还是在CMOS芯片上的。我们讨论了独立和CMOS集成ReRAM阵列和横杆的制造和电气特性细节,以及它们在数字和模拟应用(如三维有状态逻辑,硬件安全原语和点积操作)的实验演示中的使用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信