Unconventional Layout Techniques for a High Performance, Low Variability Subthreshold Standard Cell Library

Jordan Morris, Pranay Prabhat, James Myers, A. Yakovlev
{"title":"Unconventional Layout Techniques for a High Performance, Low Variability Subthreshold Standard Cell Library","authors":"Jordan Morris, Pranay Prabhat, James Myers, A. Yakovlev","doi":"10.1109/ISVLSI.2017.14","DOIUrl":null,"url":null,"abstract":"A novel subthreshold sizing strategy utilizing the Inverse Narrow Width Effect is demonstrated that has the largest range of propagation delays within the same cell footprint and lowest variability of any subthreshold sizing strategy thus far proposed. Simulation results and ring oscillators implemented in a commercial 65nm low power process confirm a propagation delay improvement of up to 1.95X over the standard superthreshold sizing strategy at 300mV and below. 32 bit multipliers are then synthesized and static timing analysis performed at several subthreshold voltage corners to illustrate applicability to real designs in conventional EDA design flows.","PeriodicalId":187936,"journal":{"name":"2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-07-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"15","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVLSI.2017.14","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 15

Abstract

A novel subthreshold sizing strategy utilizing the Inverse Narrow Width Effect is demonstrated that has the largest range of propagation delays within the same cell footprint and lowest variability of any subthreshold sizing strategy thus far proposed. Simulation results and ring oscillators implemented in a commercial 65nm low power process confirm a propagation delay improvement of up to 1.95X over the standard superthreshold sizing strategy at 300mV and below. 32 bit multipliers are then synthesized and static timing analysis performed at several subthreshold voltage corners to illustrate applicability to real designs in conventional EDA design flows.
用于高性能、低可变性亚阈值标准单元库的非常规布局技术
利用逆窄宽度效应的一种新的亚阈值分级策略被证明具有最大的传播延迟范围在相同的细胞足迹和最低的变异性的任何亚阈值分级策略迄今提出。仿真结果和在商用65nm低功耗工艺中实现的环形振荡器证实,在300mV及以下时,与标准超阈值尺寸策略相比,传输延迟提高了1.95倍。然后合成32位乘法器,并在几个亚阈值电压角处进行静态时序分析,以说明传统EDA设计流程在实际设计中的适用性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信