A digitally-controlled 20 b dynamic range BiCMOS stereo audio processor

P. Nuijten, K. Hart
{"title":"A digitally-controlled 20 b dynamic range BiCMOS stereo audio processor","authors":"P. Nuijten, K. Hart","doi":"10.1109/ISSCC.1989.48257","DOIUrl":null,"url":null,"abstract":"The authors describe a stereo audio processor chip with analog performance that is achieved by a tradeoff among several important requirements including distortion, noise, DC offsets and crosstalk. In the system, each source selector has seven audio inputs and three buffered outputs. A fourth source selector output is connected to a programmable volume controller with an amplification range between +23 dB and -79 dB in 1-dB steps. The I/sup 2/C transceiver provides communication with a microcontroller by means of a two-wire serial bus. The decoder stores and decodes the received control data and drives the switches in the analog blocks. The digital part also contains a power-on-reset and power-dip control. The system architecture is determined by the low distortion target. The chip's performance is summarized in a table.<<ETX>>","PeriodicalId":385838,"journal":{"name":"IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers","volume":"70 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-02-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1989.48257","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

The authors describe a stereo audio processor chip with analog performance that is achieved by a tradeoff among several important requirements including distortion, noise, DC offsets and crosstalk. In the system, each source selector has seven audio inputs and three buffered outputs. A fourth source selector output is connected to a programmable volume controller with an amplification range between +23 dB and -79 dB in 1-dB steps. The I/sup 2/C transceiver provides communication with a microcontroller by means of a two-wire serial bus. The decoder stores and decodes the received control data and drives the switches in the analog blocks. The digital part also contains a power-on-reset and power-dip control. The system architecture is determined by the low distortion target. The chip's performance is summarized in a table.<>
一个数字控制的20b动态范围BiCMOS立体声音频处理器
作者描述了一种具有模拟性能的立体声音频处理器芯片,它是通过在失真、噪声、直流偏移和串扰等几个重要要求之间进行权衡而实现的。在系统中,每个源选择器有7个音频输入和3个缓冲输出。第四个源选择器输出连接到可编程音量控制器,放大范围在+23 dB和-79 dB之间,步进为1 dB。I/sup 2/C收发器通过双线串行总线提供与微控制器的通信。解码器存储和解码接收到的控制数据并驱动模拟块中的开关。数字部分还包含电源复位和电源倾斜控制。系统结构由低失真目标决定。该芯片的性能总结在一个表格中。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信