A 10 Gbps loss of signal detector for high-speed AC-coupled serial transceivers in 28nm CMOS technology

Sanad Kawar, K. Abugharbieh, Waseem Al-Akel, Mahmood A. Mohammed
{"title":"A 10 Gbps loss of signal detector for high-speed AC-coupled serial transceivers in 28nm CMOS technology","authors":"Sanad Kawar, K. Abugharbieh, Waseem Al-Akel, Mahmood A. Mohammed","doi":"10.1109/ICICDT.2014.6838607","DOIUrl":null,"url":null,"abstract":"This paper presents a 10 Gbps loss of signal (LOS) detector for high-speed AC-coupled serial transceivers. The detector is designed in 28nm CMOS and is capable of operating with a 29.5mV internal eye opening and a 67mV external eye opening at the input pads. It consumes 69uW from a 0.9V supply at 10 Gbps and properly asserts an LOS state in 6.8 nsec. A novel comparator topology, which is a part of the LOS circuit, is also presented. It compares a differential input to a differential reference voltage. Design and layout were implemented using Synopsys Custom Designer with 28nm CMOS device models. The LOS detector can reduce power consumption and bit error rate (BER) of serial transceivers.","PeriodicalId":325020,"journal":{"name":"2014 IEEE International Conference on IC Design & Technology","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-05-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE International Conference on IC Design & Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICDT.2014.6838607","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

This paper presents a 10 Gbps loss of signal (LOS) detector for high-speed AC-coupled serial transceivers. The detector is designed in 28nm CMOS and is capable of operating with a 29.5mV internal eye opening and a 67mV external eye opening at the input pads. It consumes 69uW from a 0.9V supply at 10 Gbps and properly asserts an LOS state in 6.8 nsec. A novel comparator topology, which is a part of the LOS circuit, is also presented. It compares a differential input to a differential reference voltage. Design and layout were implemented using Synopsys Custom Designer with 28nm CMOS device models. The LOS detector can reduce power consumption and bit error rate (BER) of serial transceivers.
基于28nm CMOS技术的高速交流耦合串行收发器10gbps信号损耗检测器
本文提出了一种用于高速交流耦合串行收发器的10gbps信号损耗检测器。该探测器采用28nm CMOS设计,能够在输入端以29.5mV的内眼开和67mV的外眼开工作。它以10 Gbps的速度从0.9V的电源消耗69uW,并在6.8秒内正确地断言LOS状态。本文还提出了一种新的比较器拓扑结构,它是LOS电路的一部分。它将差分输入与差分参考电压进行比较。设计和布局使用Synopsys定制设计器与28nm CMOS器件模型实现。LOS检测器可以降低串行收发器的功耗和误码率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信