Differential split-level CMOS logic for sub-nanoseconds speeds

Abstract

This paper will discuss subnanosecond gate delays (0.8ns) obtained for complex logic gates designed with cascode-coupled NMOS-PMOS loads, differential logic NMOS trees, and interconnect lines with 2.4V swings.