The design of low-power CMOS pipelined-burst SRAM

Abstract

This paper presents a low power pipelined-burst synchronized static random access memory. Low-power techniques are reviewed for capacitance reduction by using a divided word-line structure, and for operating voltage reduction by using a current-mode sensing technique for the sense amplifier. The SRAM is designed with address burst mode operation and selective byte write operation.